Os motores de busca de Datasheet de Componentes eletrônicos |
|
AD6679BBPZRL7-500 Folha de dados(PDF) 11 Page - Analog Devices |
|
AD6679BBPZRL7-500 Folha de dados(HTML) 11 Page - Analog Devices |
11 / 81 page Data Sheet AD6679 Rev. B | Page 11 of 81 CLK+ DCO± (DATA CLOCK OUTPUT) 0° PHASE ADJUST DCO± (DATA CLOCK OUTPUT) 180° PHASE ADJUST SYNC+ APERTURE DELAY N N + x N + 33 N + 34 N + 35 D13± D0± CONVERTER 0 SAMPLE [N] VIN±x OVR OVR OVR OVR OVR OVR OVR OVR D13 D13 D13 D13 D13 D13 D13 D0 D0 D0 D0 D0 D0 D0 CLK– SYNC– OVR+ (OVERRANGE/STATUS BIT) OVR– tCLK tCH tDCO tPD tSKEWF tSKEWR CONVERTER 1 SAMPLE [N] CONVERTER 0 SAMPLE [N + 1] CONVERTER 1 SAMPLE [N + 1] CONVERTER 0 SAMPLE [N + 2] SYNCHRONOUS LOW TO HIGH TRANSITION OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET STATUS BIT SELECTED BY OUTPUT MODE CONTROL 1 BITS, REGISTER 0x559[2:0] IN THE REGISTER MAP D13 D0 Figure 5. Parallel Interleaved Mode—Two Virtual Converters (Decimate by 1) |
Nº de peça semelhante - AD6679BBPZRL7-500 |
|
Descrição semelhante - AD6679BBPZRL7-500 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |