Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

STK11C68-P45 Folha de dados(PDF) 7 Page - List of Unclassifed Manufacturers

Nome de Peças STK11C68-P45
Descrição Electrónicos  8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ETC [List of Unclassifed Manufacturers]
Página de início  
Logo ETC - List of Unclassifed Manufacturers

STK11C68-P45 Folha de dados(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button STK11C68-P45 Datasheet HTML 2Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 3Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 4Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 5Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 6Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 7Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 8Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 9Page - List of Unclassifed Manufacturers STK11C68-P45 Datasheet HTML 10Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
STK11C68
June 1999
4-27
The STK11C68 is a versatile memory chip that pro-
vides several modes of operation. The STK11C68
can operate as a standard 8K x 8 SRAM. It has an
8K x 8 EEPROM shadow to which the SRAM informa-
tion can be copied or from which the SRAM can be
updated in nonvolatile mode.
NOISE CONSIDERATIONS
Note that the STK11C68 is a high-speed memory
and so must have a high-frequency bypass capaci-
tor of approximately 0.1
µF connected between V
cc
and Vss, using leads and traces that are as short as
possible. As with all high-speed CMOS ICs, normal
careful routing of power, ground and signals will help
prevent noise problems.
SRAM READ
The STK11C68 performs a READ cycle whenever E
and G are low and W is high. The address specified
on pins A
0-12 determines which of the 8,192 data
bytes will be accessed. When the READ is initiated
by an address transition, the outputs will be valid
after a delay of t
AVQV (READ cycle #1). If the READ is
initiated by Eor G, the outputs will be valid at t
ELQV or
at t
GLQV, whichever is later (READ cycle #2). The data
outputs will repeatedly respond to address changes
within the t
AVQV access time without the need for tran-
sitions on any control input pins, and will remain valid
until another address change or until Eor Gis
brought high.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
low. The address inputs must be stable prior to
entering the WRITE cycle and must remain stable
until either Eor W goes high at the end of the cycle.
The data on the common I/O pins DQ
0-7 will be writ-
ten into the memory if it is valid t
DVWH before the end
of a W controlled WRITE or t
DVEH before the end of an
E controlled WRITE.
It is recommended that G be kept high during the
entire WRITE cycle to avoid data bus contention on
the common I/O lines. If G is left low, internal circuitry
will turn off the output buffers t
WLQZ after W goes low.
SOFTWARE NONVOLATILE STORE
The STK11C68 software STORE cycle is initiated by
executing sequential READ cycles from six specific
address locations. During the STORE cycle an erase
of the previous nonvolatile data is first performed,
followed by a program of the nonvolatile elements.
The program operation copies the SRAM data into
nonvolatile memory. Once a STORE cycle is initiated,
further input and output are disabled until the cycle
is completed.
Because a sequence of READs from specific
addresses is used for STORE initiation, it is impor-
tant that no other READ or WRITE accesses inter-
vene in the sequence or the sequence will be
aborted and no STORE or RECALL will take place.
To initiate the software STORE cycle, the following
READ
sequence must be performed:
1.
Read address
0000 (hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0F (hex)
Initiate STORE cycle
The software sequence must be clocked with E con-
trolled READs.
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the
chip will be disabled. It is important that READ cycles
and not WRITE cycles be used in the sequence,
although it is not necessary that G be low for the
sequence to be valid. After the t
STORE cycle time has
been fulfilled, the SRAM will again be activated for
READ
and WRITE operation.
SOFTWARE NONVOLATILE RECALL
A software RECALL cycle is initiated with a sequence
of READ operations in a manner similar to the soft-
ware STORE initiation. To initiate the RECALL cycle,
the following sequence of READ operations must be
performed:
1.
Read address
0000 (hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0E (hex)
Initiate RECALL cycle
DEVICE OPERATION


Nº de peça semelhante - STK11C68-P45

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Cypress Semiconductor
STK11C68-5 CYPRESS-STK11C68-5 Datasheet
536Kb / 15P
   64 Kbit (8K x 8) SoftStore nvSRAM
logo
List of Unclassifed Man...
STK11C68-5C35M ETC-STK11C68-5C35M Datasheet
59Kb / 10P
   CMOS NV SRAM
logo
Cypress Semiconductor
STK11C68-5C35M CYPRESS-STK11C68-5C35M Datasheet
536Kb / 15P
   64 Kbit (8K x 8) SoftStore nvSRAM
logo
List of Unclassifed Man...
STK11C68-5C45M ETC-STK11C68-5C45M Datasheet
59Kb / 10P
   CMOS NV SRAM
logo
Cypress Semiconductor
STK11C68-5C45M CYPRESS-STK11C68-5C45M Datasheet
536Kb / 15P
   64 Kbit (8K x 8) SoftStore nvSRAM
More results

Descrição semelhante - STK11C68-P45

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Simtek Corporation
STK10C68 SIMTEK-STK10C68 Datasheet
468Kb / 12P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK10C68 ETC1-STK10C68 Datasheet
332Kb / 12P
   8K X 8 nvSRAM QuantumTrap CMOS Nonvolatile Static RAM
STK16C68 ETC1-STK16C68 Datasheet
100Kb / 9P
   8K x 8 AutoStorePlus??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK16C68 SIMTEK-STK16C68 Datasheet
380Kb / 10P
   8K x 8 AutoStorePlus??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK15C68 SIMTEK-STK15C68 Datasheet
382Kb / 10P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK12C68 ETC-STK12C68 Datasheet
388Kb / 13P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C48 ETC-STK11C48 Datasheet
282Kb / 10P
   2K x 8 nvSRAM QuantumTrap CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK20C04 SIMTEK-STK20C04 Datasheet
428Kb / 12P
   512 x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK10C48 SIMTEK-STK10C48 Datasheet
429Kb / 12P
   2K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C48 SIMTEK-STK11C48 Datasheet
368Kb / 10P
   2K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com