-

+

-

+

-

+

ShutDown

Controller

Ri

Ci

0.47 PF 20k

Cbypass

Vin1

Ri

Ci

0.47 PF 20k

Vin2

Rf

50k

Rf

50k

+

4.7 PF

Mode Control

Click-Pop

and

Logic

Bias

Generator

LM4924

SNAS272B – OCTOBER 2004 – REVISED APRIL 2013

www.ti.com

Connection Diagrams

Figure 2. VSSOP Package

Top View

See Package Number DGS for VSSOP

Figure 3. SON Package

Top View

See Package Number DSC0010A

Typical Connections

Figure 4. Typical OCL Output Configuration Circuit

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

2

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated

Product Folder Links: LM4924