SN74SSTV16857

14BIT REGISTERED BUFFER

WITH SSTL_2 INPUTS AND OUTPUTS

SCES344E – DECEMBER 2000 – REVISED NOVEMBER 2002

1

POST OFFICE BOX 655303

Widebus

 Family

Specifications

RESET Input

Receivers, Resets All Registers, and

Forces All Outputs Low

Layout

JESD 78, Class II

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

description

This 14-bit registered buffer is designed for 2.3-V

All inputs are SSTL_2, except the LVCMOS reset

(RESET) input. All outputs are SSTL_2, Class II

compatible.

The SN74SSTV16857 operates from a differential clock (CLK and CLK). Data are registered at the crossing

of CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are

RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must

be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in

the low state during power up.

ORDERING INFORMATION

TA

PACKAGE†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

0

°C to 70°C

TSSOP – DGG

Tape and reel

SN74SSTV16857DGGR

SSTV16857

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

Copyright

 2002, Texas Instruments Incorporated

Widebus is a trademark of Texas Instruments.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DGG PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

Q1

Q2

GND

Q3

Q4

Q5

GND

Q6

Q7

GND

Q8

Q9

GND

Q10

Q11

Q12

GND

Q13

Q14

D1

D2

GND

D3

D4

D5

D6

D7

CLK

CLK

GND

RESET

D8

D9

D10

D11

D12

GND

D13

D14

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Not Recommended for New Designs