Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TL16PC564BLVI Folha de dados(PDF) 4 Page - Texas Instruments

Nome de Peças TL16PC564BLVI
Descrição Electrónicos  PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

TL16PC564BLVI Folha de dados(HTML) 4 Page - Texas Instruments

  TL16PC564BLVI_16 Datasheet HTML 1Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 2Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 3Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 4Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 5Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 6Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 7Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 8Page - Texas Instruments TL16PC564BLVI_16 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 35 page
background image
TL16PC564BLVI
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS627− SEPTEMBER 2004
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
INTER-
I/O
DESCRIPTION
NAME
PZ NO.
INTER-
FACE†
I/O
DESCRIPTION
ALE (AS)
26
S
I
Address-latch enable/address strobe. ALE(AS) is an address-latch enable in the Intel mode
and an address strobe in the Zilog mode. ALE (AS) is active high for an Intel subsystem and
active low for a Zilog subsystem.
ARBCLKO
7
M
O
Arbitration clock output. ARBCLKO is equal to the input on ARBCLKI divided by the
binary-coded divisor input on ARBPGM (1 − 0).
ARBCLKI
5
M
I
Arbitration clock input. ARBCLKI is the base clock used in arbitration for the attribute memory
DRAM and the reset validation circuitry.
ARBPGM0
ARBPGM1
8
9
M
I
Arbitration clock divisor program. These two bits set the divisor for ARBCLKI. Divide by 1, 2,
4, and 8 are available.
BAUDOUT
38
U
O
Baud output. BAUDOUT is an active-low 16
× signal for the transmitter section of the UART.
The clock rate is established by the reference clock (UARTCLK) frequency divided by a divisor
specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver
section by tying this output to the RCLK input.
CE1
CE2
94
62
H
I
Card enable 1 and card enable 2 are active-low signals. CE1 enables even-numbered
address bytes, and CE2 enables odd-numbered address bytes. A multiplexing scheme based
on HA0, CE1, and CE2 allows an 8-bit host to access all data on HD0 through HD7 if desired.
These signals have internal pullup resistors.
CS
32
S
I
Chip select. CS is the active-low chip select from the Zilog or Intel microcontroller.
CTS
49
U
I
Clear to send. CTS is an active-low modem status signal whose condition can be checked by
reading bit 4 (CTS) of the modem status register (MSR). Bit 0 (delta clear to send) of the MSR
indicates that the signal has changed states since the last read from the MSR. If the
modem-status interrupt is enabled when CTS changes states, an interrupt is generated.
DCD
48
U
I
Data carrier detect. DCD is an active-low modem-status signal whose condition can be
checked by reading bit 7 (DCD) of the MSR. Bit 3 (delta data carrier detect) of the MSR
indicates that the signal has changed states since the last read from the MSR. If the
modem-status interrupt is enabled when DCD changes states, an interrupt is generated.
DSR
46
U
I
Data set ready. DSR is an active-low modem status signal whose condition can be checked
by reading bit 5 (DSR) of the MSR. Bit 1 (delta data set ready) of the MSR indicates that the
signal has changed states since the last read from the MSR. If the modem-status interrupt is
enabled when DSR changes states, an interrupt is generated.
DTR
34
U
O
Data terminal ready. DSD is an active-low signal. When active, DTR informs the modem or
data set that the UART is ready to establish communication. DTR is placed in the active state
by setting the DTR bit 0 of the modem control register (MCR) to a high level. DTR is placed
in the inactive state either as a result of a reset, doing a loop-mode operation, or resetting bit
0 (DTR) of the MCR.
EXTEND
1
U
I
FIFO extend. When EXTEND is high, the UART is configured as a standard TL16C550 with
16-byte transmit and receive FIFOs. When EXTEND is low and FIFO control register (FCR)
bit 5 is high, the FIFOs are extended to 64 bytes and the receiver-interrupt trigger levels adjust
accordingly. EXTEND low in conjunction with FIFO control register (FCR) bit 4 set high
enables the auto-RTS function.
GND
4, 6, 13,16,30,
39,41, 43, 54,
66, 68, 69,80, 91
M
Common ground
† Host = H, Subsystem = S, UART = U, Miscellaneous = M
Not Recommended For New Designs


Nº de peça semelhante - TL16PC564BLVI_16

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16PC564BLVI TI-TL16PC564BLVI Datasheet
525Kb / 34P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
More results

Descrição semelhante - TL16PC564BLVI_16

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16PC564BLVI TI-TL16PC564BLVI Datasheet
525Kb / 34P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564B TI-TL16PC564B Datasheet
488Kb / 33P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
logo
List of Unclassifed Man...
H8250 ETC-H8250 Datasheet
49Kb / 7P
   Universal Asynchronous Receiver/Transmitter
logo
Altera Corporation
A6402 ALTERA-A6402 Datasheet
228Kb / 8P
   Universal Asynchronous Receiver/Transmitter
logo
Winbond
W86C450 WINBOND-W86C450 Datasheet
1Mb / 28P
   UNIVERSAL ASYNCHRONOUS RECEIVER /TRANSMITTER
logo
TelCom Semiconductor, I...
AY-3-1013A TELCOM-AY-3-1013A Datasheet
775Kb / 13P
   UNIVERSAL ASYNCHRONOUS RECEIVER / TRANSMITTER
logo
Altera Corporation
A16450 ALTERA-A16450 Datasheet
282Kb / 16P
   Universal Asynchronous Receiver/Transmitter
logo
Texas Instruments
PC16550D TI1-PC16550D_15 Datasheet
482Kb / 33P
[Old version datasheet]   Universal Asynchronous Receiver/Transmitter
logo
InnovASIC, Inc
IA16450 INNOVASIC-IA16450 Datasheet
97Kb / 10P
   Universal Asynchronous Receiver/Transmitter
logo
A1 PROs co., Ltd.
EI16C450 A1PROS-EI16C450 Datasheet
1Mb / 1P
   Universal Asynchronous Receiver Transmitter(UART)
06/15/99
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com