Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MC14LC5540 Folha de dados(PDF) 11 Page - Motorola, Inc

Nome de Peças MC14LC5540
Descrição Electrónicos  ADPCM Codec
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MOTOROLA [Motorola, Inc]
Página de início  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC14LC5540 Folha de dados(HTML) 11 Page - Motorola, Inc

Back Button MC14LC5540 Datasheet HTML 7Page - Motorola, Inc MC14LC5540 Datasheet HTML 8Page - Motorola, Inc MC14LC5540 Datasheet HTML 9Page - Motorola, Inc MC14LC5540 Datasheet HTML 10Page - Motorola, Inc MC14LC5540 Datasheet HTML 11Page - Motorola, Inc MC14LC5540 Datasheet HTML 12Page - Motorola, Inc MC14LC5540 Datasheet HTML 13Page - Motorola, Inc MC14LC5540 Datasheet HTML 14Page - Motorola, Inc MC14LC5540 Datasheet HTML 15Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
MC14LC5540
MOTOROLA
11
connecting the external 0.1
µF capacitor (C1) between the
VEXT power supply pin and the power supply ground pin,
VSS. This puts a charge of as much as 2.7 V on C1. The
charge pump circuitry then connects the negative lead of C1
to the VEXT, pin which sums the voltage of C1 with the volt-
age at VEXT for a minimum potential voltage of 5.4 V. The
charge voltage on C1 is regulated such that the summing of
voltages is regulated to 5 V. This limits all of the voltages on
the device to safe levels for this IC fabrication technology.
This charge pumped voltage is then stored on the 1.0
µF ca-
pacitor connected at VDD and VSS, which filters and serves
as a reservoir for power. The clock period for this charge
pump is the same 256 kHz as the analog sequencing clock,
minimizing noise problems.
For applications with a regulated 5 V (
± 5%) power supply,
the VDD pin and the VEXT pin are connected to the 5 V power
supply. These pins may share one decoupling capacitor in
this configuration as a function of external noise on the
power supply. The on–chip, 5 V regulated charge pump
should be turned off via the SCP port at register 0. The
external capacitor (C1) should not be populated for these
applications.
Digital Signal Processing Power Supply
This device has an on–chip series regulator which limits
the voltage of the Digital Signal Processing (DSP) circuitry to
about 2.3 V. This reduces the maximum power dissipation of
this circuitry. From the VEXT power supply pin, the DSP cir-
cuitry appears as a constant current load instead of a resis-
tive (CV2 / 2) load for a constant clock frequency. This series
regulator is designed to have a low drop–out voltage, which
allows the DSP circuitry to work when the VEXT voltage is as
low as 2.7 V. The output of this regulator is brought out to the
VDSP pin for a 0.1 µF decoupling capacitor. This regulator is
not designed to power any loads external to the device.
ANALOG INTERFACE AND SIGNAL PATH
Transmit Analog
The transmit analog portion of this device includes a low–
noise, three terminal operational amplifier capable of driving
a 2 k
Ω load. This op amp has inputs of TI+ and TI– and its
output is TG. This op amp is intended to be configured in an
inverting gain circuit. The analog signal may be applied di-
rectly to the TG pin if this transmit op amp is independently
powered down. Power–down may be achieved by connect-
ing both the TI+ and TI– inputs to the VDD pin. The TG pin
becomes high impedance when the transmit op amp is pow-
ered down. The TG pin is internally connected to a time con-
tinuous three–pole anti–aliasing pre–filter. This pre–filter
incorporates a two–pole Butterworth active low–pass filter,
followed by a single passive pole. This pre–filter is followed
by a single–ended to differential converter that is clocked at
512 kHz. All subsequent analog processing utilizes fully dif-
ferential circuitry. The output of the differential converter is
followed by the transmit trim gain stage. This stage is in-
tended to compensate for gain tolerances of external compo-
nents such as microphones. The amount of gain control is
0–7 dB in 1 dB steps. This stage only accommodates posi-
tive gain because the maximum signal levels of the output of
the input op amp are the same as the transmit filter and ADC,
which should nominally be next to the clip levels of this de-
vice’s circuitry. Any requirement for attenuation of the output
of the input op amp would mean that it is being overdriven.
The gain is programmed via the SCP port in BR1 (b2:b0).
The next section is a fully–differential, 5–pole switched–ca-
pacitor low–pass filter with a 3.4 kHz frequency cutoff. After
this filter is a 3–pole switched–capacitor high–pass filter hav-
ing a cutoff frequency of about 200 Hz. This high–pass stage
has a transmission zero at dc that eliminates any dc coming
from the analog input or from accumulated op amp offsets in
the preceding filter stages. (This high–pass filter may be re-
moved from the signal path under control of the SCP port
BR8 (b4).) The last stage of the high–pass filter is an auto-
zeroed sample and hold amplifier.
One bandgap voltage reference generator and digital–to–
analog converter (DAC) are shared by the transmit and
receive sections. The autozeroed, switched–capacitor band-
gap reference generates precise positive and negative refer-
ence voltages that are virtually independent of temperature
and power supply voltage. A binary–weighted capacitor
array (CDAC) forms the chords of the companding structure,
while a resistor string (RDAC) implements the linear steps
within each chord. The encode process uses the DAC, the
voltage reference, and a frame–by–frame autozeroed
comparator to implement a successive–approximation ana-
log–to–digital conversion (ADC) algorithm. All of the analog
circuitry involved in the data conversion (the voltage refer-
ence, RDAC, CDAC, and comparator) are implemented with
a differential architecture.
The nonlinear companded Mu–Law transfer curve of the
ADC may be changed to 8–bit linear by BR8 (b5).
The input to the ADC is normally connected to the output
of the transmit filter section, but may be switched to measure
the voltage at the VEXT pin for battery voltage monitoring.
This is selected by the I/O Mode in BR0 (b4:b3). In this
mode, the ADC is programmed to output a linear 8–bit PCM
word for the voltage at VEXT which is intended to be read in
BR9 (b7:b0). The data format for the ADC output is a “Don’t
Care” for the sign bit and seven magnitude bits. The scaling
for the ADC is for 6.3 V at VEXT equals full scale (BIN X111
1111). The ADPCM algorithm does not support dc signals.
Transmit Digital
The Digital Signal Processor (DSP) section of this device
is a custom designed, interrupt driven, microcoded machine
optimized for implementing the ADPCM algorithms. In the
full–duplex speech mode, the DSP services one encode in-
terrupt and one decode interrupt per frame (125
µs). The en-
code algorithm (i.e., 16 kbps, 24 kbps, or 32 kbps ADPCM, or
64 kbps PCM) is determined by the length of the transmit
output enable at the FST pin. The length of the FST enable
measured in transmit data clock (BCLKT) cycles tells the de-
vice which encoding rate to use. This enable length informa-
tion is used by the encoder each frame. The transmit
ADPCM word corresponding to this request will be computed
during the next frame and will be available a total of two
frames after being requested. This transmit enable length in-
formation can be delayed by the device an additional four
frames corresponding to a total of six frames. These six
frames of delay allow the device to be clocked with the same
clocks for both transmit (encode) and receive (decode), and
to be frame aligned for applications that require every sixth
frame signaling. It is important to note that the enable length
information is delayed and not the actual ADPCM (PCM)
sample word. The amount of delay for the FST enable length


Nº de peça semelhante - MC14LC5540

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Motorola, Inc
MC14LC5002 MOTOROLA-MC14LC5002 Datasheet
458Kb / 17P
   72-Segment / 128-Segment LCD Drivers
logo
NXP Semiconductors
MC14LC5002 NXP-MC14LC5002 Datasheet
354Kb / 17P
   72-Segment / 128-Segment LCD Drivers
REV 7 02/98
logo
Motorola, Inc
MC14LC5002FB MOTOROLA-MC14LC5002FB Datasheet
458Kb / 17P
   72-Segment / 128-Segment LCD Drivers
logo
NXP Semiconductors
MC14LC5002FB NXP-MC14LC5002FB Datasheet
354Kb / 17P
   72-Segment / 128-Segment LCD Drivers
REV 7 02/98
logo
Motorola, Inc
MC14LC5003 MOTOROLA-MC14LC5003 Datasheet
458Kb / 17P
   72-Segment / 128-Segment LCD Drivers
More results

Descrição semelhante - MC14LC5540

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Motorola, Inc
MC145540 MOTOROLA-MC145540 Datasheet
854Kb / 116P
   ADPCM Codec
logo
List of Unclassifed Man...
ML7029 ETC2-ML7029 Datasheet
366Kb / 29P
   Multifunction ADPCM CODEC
logo
LAPIS Semiconductor Co....
ML7029 LAPIS-ML7029 Datasheet
362Kb / 29P
   Multifunction ADPCM CODEC
logo
OKI electronic componet...
ML7029 OKI-ML7029 Datasheet
163Kb / 29P
   Multifunction ADPCM CODEC
MSM7590L-01 OKI-MSM7590L-01 Datasheet
173Kb / 26P
   Multi-Function ADPCM CODEC
logo
List of Unclassifed Man...
VS1103B ETC2-VS1103B Datasheet
559Kb / 61P
   MIDI/ADPCM AUDIO CODEC
logo
ELAN Microelectronics C...
EM77565 EMC-EM77565 Datasheet
318Kb / 25P
   ADPCM WITH PCM CODEC
logo
OKI electronic componet...
MSM7540L OKI-MSM7540L Datasheet
131Kb / 15P
   Single Rail ADPCM CODEC
MSM7540 OKI-MSM7540 Datasheet
156Kb / 16P
   Single Rail ADPCM CODEC
MSM7570-01 OKI-MSM7570-01 Datasheet
173Kb / 26P
   Multi-Function ADPCM CODEC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com