Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

X1243S8I Folha de dados(PDF) 8 Page - Xicor Inc.

Nome de Peças X1243S8I
Descrição Electrónicos  Real Time Clock/Calendar/Alarm with EEPROM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  XICOR [Xicor Inc.]
Página de início  http://www.xicor.com
Logo XICOR - Xicor Inc.

X1243S8I Folha de dados(HTML) 8 Page - Xicor Inc.

Back Button X1243S8I Datasheet HTML 4Page - Xicor Inc. X1243S8I Datasheet HTML 5Page - Xicor Inc. X1243S8I Datasheet HTML 6Page - Xicor Inc. X1243S8I Datasheet HTML 7Page - Xicor Inc. X1243S8I Datasheet HTML 8Page - Xicor Inc. X1243S8I Datasheet HTML 9Page - Xicor Inc. X1243S8I Datasheet HTML 10Page - Xicor Inc. X1243S8I Datasheet HTML 11Page - Xicor Inc. X1243S8I Datasheet HTML 12Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
X1243
8
Figure 5. Acknowledge Response From Receiver
SCL from Master
Data Output from
Transmitter
Data Output
from Receiver
8
1
9
Start
Acknowledge
Acknowledge
Acknowledge is a software convention used to indi-
cate successful data transfer. The transmitting device,
either master or slave, will release the bus after trans-
mitting eight bits. During the ninth clock cycle, the
receiver will pull the SDA line LOW to acknowledge
that it received the eight bits of data. Refer to Figure 5.
The device will respond with an acknowledge after
recognition of a start condition and if the correct
Device Identifier and Select bits are contained in the
Slave Address Byte. If a write operation is selected,
the device will respond with an acknowledge after the
receipt of each subsequent eight bit word. The device
will acknowledge all incoming data and address bytes,
except for:
—The Slave Address Byte when the Device Identifier
and/or Select bits are incorrect
—All Data Bytes of a write when the WEL in the Write
Protect Register is LOW
—The 2nd Data Byte of a Register Write Operation
(when only 1 data byte is allowed)
In the read mode, the device will transmit eight bits of
data, release the SDA line, then monitor the line for an
acknowledge. If an acknowledge is detected and no
stop condition is generated by the master, the device
will continue to transmit data. The device will terminate
further data transmissions if an acknowledge is not
detected. The master must then issue a stop condition
to return the device to Standby mode and place the
device into a known state.
WRITE OPERATIONS
Byte Write
For a byte write operation, the device requires the
Slave Address Byte and the Word Address Bytes. This
gives the master access to any one of the words in the
array or CCR. (Note: Prior to writing to the CCR, the
master must write a 02h, then 06h to the status regis-
ter in preceding operations to enable the write opera-
tion. See “Writing to the Clock/Control Registers” on
page 6.) Upon receipt of each address byte, the
X1243 responds with an acknowledge. After receiving
both address bytes the X1243 awaits the eight bits of
data. After receiving the 8 data bits, the X1243 again
responds with an acknowledge. The master then ter-
minates the transfer by generating a stop condition.
The X1243 then begins an internal write cycle of the
data to the nonvolatile memory. During the internal
write cycle, the device inputs are disabled, so the
device will not respond to any requests from the master.
The SDA output is at high impedance. See Figure 6.
A write to a protected block of memory is ignored, but
will still receive an acknowledge. At the end of the
write command, the X1243 will not initiate an internal
write cycle, and will continue to ACK commands.


Nº de peça semelhante - X1243S8I

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Intersil Corporation
X1243S8I INTERSIL-X1243S8I Datasheet
293Kb / 17P
   Real Time Clock/Calendar/Alarm with EEPROM
More results

Descrição semelhante - X1243S8I

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Intersil Corporation
X1243 INTERSIL-X1243 Datasheet
293Kb / 17P
   Real Time Clock/Calendar/Alarm with EEPROM
ISL12027 INTERSIL-ISL12027_10 Datasheet
390Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1240 XICOR-X1240 Datasheet
74Kb / 19P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027 Datasheet
414Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Renesas Technology Corp
ISL12027 RENESAS-ISL12027 Datasheet
1Mb / 29P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12026 INTERSIL-ISL12026 Datasheet
381Kb / 24P
   Real Time Clock/Calendar with EEPROM
ISL12029 INTERSIL-ISL12029 Datasheet
426Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1226 XICOR-X1226 Datasheet
420Kb / 24P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12028 INTERSIL-ISL12028 Datasheet
423Kb / 28P
   Real Time Clock/Calendar with EEPROM
X1226 INTERSIL-X1226_06 Datasheet
372Kb / 25P
   Real Time Clock/Calendar with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com