Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TP11362AN Folha de dados(PDF) 8 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Nome de Peças TP11362AN
Descrição Electrónicos  Quad Adaptive Differential PCM Processor
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NSC [National Semiconductor (TI)]
Página de início  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP11362AN Folha de dados(HTML) 8 Page - National Semiconductor (TI)

Back Button TP11362AN Datasheet HTML 4Page - National Semiconductor (TI) TP11362AN Datasheet HTML 5Page - National Semiconductor (TI) TP11362AN Datasheet HTML 6Page - National Semiconductor (TI) TP11362AN Datasheet HTML 7Page - National Semiconductor (TI) TP11362AN Datasheet HTML 8Page - National Semiconductor (TI) TP11362AN Datasheet HTML 9Page - National Semiconductor (TI) TP11362AN Datasheet HTML 10Page - National Semiconductor (TI) TP11362AN Datasheet HTML 11Page - National Semiconductor (TI) TP11362AN Datasheet HTML 12Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
Functional Description (Continued)
to the falling edge of CE are latched in. In
Table 3, the last in-
put bit prior to to the CE falling edge is the LSB of the AD-
PCM data word.
Note that the serial input data is referenced to the falling
edge of CE while the serial output data is referenced to the
rising edge of CE. TSI and RSI input data are clocked in with
the false edge of PSCK and ASCK, respectively. The MSB of
TSO and RSO output data are shifted out with the falling
edge of CE. Subsequent TSO and RSO data are shifted out
with the rising edges of ASCK and PSCK respectively.
Table 4 shows the transfer order of the ADPCM output data.
In the case where there are more ASCK clocks than the
ADPCM data, the ADPCM output will recirculate.
For example, if the 32 kbps mode is selected, and eight low
pulses of ASCK exist within the CE high pulse, the following
ADPCM encoded data D3-D2-D1-D0-D3-D2-D1-D0 will ap-
pear at the TSO output (
Table 5).
TABLE 3. Transfer Order of ADPCM Input Data (RSI). The Last Bit Prior
to the Falling Edge of CE is the LSB of the ADPCM Data
QSEL1
QSEL0
Mode
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
x
D3
D2
D1
D0
0
1
24 kbps
x
D2
D1
D0
x
1
0
16 kbps
x
D1
D0
x
x
1
1
40 kbps
D4
D3
D2
D1
D0
(MSB)
(LSB)
Note 1: x = Don’t Care state
TABLE 4. Transfer Order of ADPCM Output Data (TSO) with 4 ASCK Rising Edges
while CE is High (the First Bit is the MSB Data Bit following the Rising Edge of CE)
QSEL1
QSEL0
Mode
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
D3
D2
D1
D0
D3
0
1
24 kbps
D2
D1
D0
x
D2
1
0
16 kbps
D1
D0
x
x
D1
1
1
40 kbps
D4
D3
D2
D1
D0
(MSB)
(LSB)
Note 2: x = unknown (but defined) state
TABLE 5. Transfer Order of ADPCM Output Data (TSO)
with 7 ASCK Rising Edges (8 Low Pulses) of ASCK while CE is High
QSEL1
QSEL0
Mode
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
0
0
32 kbps
D3
D2
D1
D0
D3
D2
D1
D0
0
1
24 kbps
D2
D1
D0
x
D2
D1
D0
x
1
0
16 kbps
D1
D0
x
x
D1
D0
x
x
1
1
40 kbps
D4
D3
D2
D1
D0
D4
D3
D2
Note 3: x = unknown (but defined) state
SINGLE-CHANNEL INITIALIZATION AND
ALL-CHANNEL RESET
The TP11362A ADPCM processor can be initialized on a
per-channel basis via the use of INIT or on an all-channel ba-
sis via the use of RSTB. In both cases, the internal ADPCM
variables are initialized to the default values as suggested by
the ITU G.726 recommendation.
An individual channel can be initialized to the desired con-
figuration by setting the corresponding data variables PCM1,
EN, QSEL(0,1) and by asserting the INIT pin high. The con-
figuration data and INIT signal are strobed at the falling edge
of CE. For an initialization cycle, the period of CE must be 45
master clock (CLK) cycles. The transcoder is then ready to
process the next channel.
The active low RSTB signal is used for a “warm” reset as
well as for facilitating device testing. The initialization of the
internal memory takes 726 CLK cycles after the RSTB goes
inactive (logic “1”). The first transition of CE is allowed six
CLK cycles after RSTB goes inactive. It is recommended
that CE be kept low during the initialization phase.The rec-
ommended values for ASCK and PSCK during initialization
are logic “1”, and that for TSI and RSI logic “0”. Any data (TSI
and RSI) applied during the initialization phase will be lost,
however, they won’t affect the proper initialization process-
.The minimum low time of RSTB is 2 CLK cycles.
The chip resumes operation on the first negative edge of CE
after the completion of the initialization.
POWER-ON-RESET
The on-chip Power-On-Reset macro is activated when exter-
nal power is first applied to the device. It has the same func-
tion as the external RSTB pin which initializes all channels to
the default values defined in the ITU Recommendation
www.national.com
8


Nº de peça semelhante - TP11362AN

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
TP11368 NSC-TP11368 Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
logo
Texas Instruments
TP11368 TI1-TP11368 Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
logo
National Semiconductor ...
TP11368N NSC-TP11368N Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
TP11368V NSC-TP11368V Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
logo
Texas Instruments
TP11368V/NOPB TI1-TP11368V/NOPB Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
More results

Descrição semelhante - TP11362AN

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TP11368 TI1-TP11368_11 Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
logo
National Semiconductor ...
TP11368 NSC-TP11368 Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
Renesas Technology Corp
821024 RENESAS-821024 Datasheet
919Kb / 15P
   QUAD NON-PROGRAMMABLE PCM CODEC
JUNE 25, 2014
logo
Integrated Device Techn...
821024 IDT-821024_14 Datasheet
696Kb / 14P
   QUAD NON-PROGRAMMABLE PCM CODEC
IDT821024 IDT-IDT821024 Datasheet
247Kb / 13P
   QUAD NON-PROGRAMMABLE PCM CODEC
logo
Renesas Technology Corp
821004J RENESAS-821004J Datasheet
1,003Kb / 16P
   QUAD NON-PROGRAMMABLE PCM CODEC
NOVEMBER 2020
logo
OKI electronic componet...
MSM7731-01 OKI-MSM7731-01 Datasheet
247Kb / 43P
   Multifunction PCM CODEC (Voice Signal Processor)
logo
Asahi Kasei Microsystem...
AK2304A AKM-AK2304A Datasheet
419Kb / 17P
   QUAD PCM CODEC/FILTER COMBO LSI
logo
Texas Instruments
TCM38C17IDL TI-TCM38C17IDL Datasheet
314Kb / 22P
[Old version datasheet]   QComboE FOUR-CHANNEL QUAD PCM COMBO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com