Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SI5020-EVB Folha de dados(PDF) 2 Page - Silicon Laboratories

Nome de Peças SI5020-EVB
Descrição Electrónicos  Simple jumper configuration
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SILABS [Silicon Laboratories]
Página de início  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5020-EVB Folha de dados(HTML) 2 Page - Silicon Laboratories

  SI5020-EVB Datasheet HTML 1Page - Silicon Laboratories SI5020-EVB Datasheet HTML 2Page - Silicon Laboratories SI5020-EVB Datasheet HTML 3Page - Silicon Laboratories SI5020-EVB Datasheet HTML 4Page - Silicon Laboratories SI5020-EVB Datasheet HTML 5Page - Silicon Laboratories SI5020-EVB Datasheet HTML 6Page - Silicon Laboratories SI5020-EVB Datasheet HTML 7Page - Silicon Laboratories SI5020-EVB Datasheet HTML 8Page - Silicon Laboratories SI5020-EVB Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Si5020-EVB
2
Rev. 1.0
Functional Description
The evaluation board simplifies characterization of the
Si5020 Clock and Data Recovery (CDR) device by
providing access to all of the Si5020 I/Os. Device
performance can be evaluated by following the Test
Configuration section below. Specific performance
metrics include jitter tolerance, jitter generation, and
jitter transfer.
Power Supply
The evaluation board requires one 2.5 V supply. Supply
filtering is placed on the board to filter typical system
noise components, however, initial performance testing
should use a linear supply capable of supplying 2.5 V
±5% dc.
CAUTION: The evaluation board is designed so that the
body of the SMA jacks and GND are shorted. Care must
be taken when powering the PCB at potentials other
than GND at 0.0 V and VDD at 2.5 V relative to chassis
GND.
Self-Calibration
The Si5020 device provides an internal self-calibration
function that optimizes the loop gain parameters within
the internal DSPLLTM. Self-calibration is initiated by a
high-to-low transition of the PWRDN/CAL signal while a
valid reference clock is supplied to the REFCLK input.
On the Si5020-EVB board, a voltage detector IC is
utilized to initiate self-calibration. The voltage detector
drives the PWRDN/CAL signal low after the supply
voltage has reached a specific voltage level. This circuit
is described in Silicon Laboratories application note
AN42. On the Si5020-EVB, the PWRDN/CAL signal is
also accessible via a jumper located in the lower left-
hand corner of the evaluation board. PWRDN/CAL is
wired to the signal post adjacent to the 2.5 V post.
Device Powerdown
The CDR can be powered down via the PWRDN/CAL
signal. When asserted the evaluation board will draw
minimal current. PWRDN/CAL is controlled via one
jumper located in the lower left-hand corner of the
evaluation board. PWRDN/CAL is wired to the signal
post adjacent to the 2.5 V post.
CLKOUT, DATAOUT, DATAIN
These high-speed I/Os are wired to the board perimeter
on 30 mil (0.030 inch) 50
 microstrip lines to the end-
launch SMA jacks as labeled on the PCB. These I/Os
are AC coupled to simplify direct connection to a wide
array of standard test hardware. Because each of these
signals are differential both the positive (+) and negative
(–) terminals must be terminated to 50
. Terminating
only one side will adversely degrade the performance of
the CDR. The inputs are terminated on the die with 50
resistors.
To improve the DATAOUT eye-diagram, short 100
transmission line segments precede the 50
 high-
speed traces. These segments increase the interface
bandwidth from the chip to the 50
 traces and reduce
data inter-symbol-interference. Please refer to Silicon
Laboratories application note AN43 for more details.
Note: The 50
 termination is for each terminal/side of a dif-
ferential signal, thus the differential termination is actu-
ally 50
 +50  =100 .
REFCLK
REFCLK is used to center the frequency of the
DSPLL™ so that the device can lock to the data. Ideally
the REFCLK frequency should be 1/128th, 1/32nd, or
1/16th the VCO frequency and must have a frequency
accuracy
of
±100 PPM.
Internally,
the
CDR
automatically recognizes the REFCLK frequency within
one of these three frequency ranges. Typical REFCLK
frequencies are given in Table 1. REFCLK is AC
coupled to the SMA jacks located on the top side of the
evaluation board.
RATESEL
RATESEL is used to configure the CDR to recover clock
and data at different data rates. RATESEL is a two bit
binary input that is controlled via two jumpers located in
the lower left-hand corner of the evaluation board.
RATESEL0/1 are wired to the center posts (signal post)
between 2.5 V and GND. For example, the OC-48 data
rate is selected by jumping RATESEL0 to 0.0 V and
RATESEL1 to 0.0 V.
The
table
given
on
the
evaluation
board
lists
approximate data rates for the jumper configurations
shown in Figure 1. Applications with data rates within
±7% of the given data rate are also accommodated.
Table 1. Typical REFCLK Frequencies
SONET/SDH
Gigabit
Ethernet
SONET/
SDH with
15/14 FEC
Ratio of
VCO to
REFCLK
19.44 MHz
19.53 MHz
20.83 MHz
128
77.76 MHz
78.125 MHz
83.31 MHz
32
155.52 MHz
156.25 MHz
166.63 MHz
16


Nº de peça semelhante - SI5020-EVB

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
List of Unclassifed Man...
SI5020-BM ETC1-SI5020-BM Datasheet
335Kb / 18P
   SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC
More results

Descrição semelhante - SI5020-EVB

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Silicon Laboratories
SI5017-EVB SILABS-SI5017-EVB Datasheet
494Kb / 12P
   Simple jumper configuration
SI5023-EVB SILABS-SI5023-EVB Datasheet
514Kb / 12P
   Simple jumper configuration
SI5310-EVB SILABS-SI5310-EVB Datasheet
1Mb / 12P
   Simple jumper configuration
SI5010-EVB SILABS-SI5010-EVB Datasheet
1Mb / 11P
   Simple jumper configuration
SI5018-EVB SILABS-SI5018-EVB Datasheet
262Kb / 10P
   Simple jumper configuration
logo
Maxim Integrated Produc...
MAX14575AEVKIT MAXIM-MAX14575AEVKIT Datasheet
464Kb / 8P
   Evaluate Preselected Threshold or Adjustable Threshold by Simple Jumper Configuration
Rev 0; 5/13
MAX196EVKIT MAXIM-MAX196EVKIT Datasheet
205Kb / 8P
   Jumper-Selectable Configuration
Rev 0; 2/96
logo
Zilog, Inc.
ZEPIR000102ZCOG ZILOG-ZEPIR000102ZCOG Datasheet
490Kb / 17P
   Sensitivity control via simple hardware configuration
ZEPIR000103KITG ZILOG-ZEPIR000103KITG Datasheet
266Kb / 18P
   Sensitivity control via simple hardware configuration
logo
Maxim Integrated Produc...
MAX3397EEVKIT MAXIM-MAX3397EEVKIT Datasheet
75Kb / 4P
   Jumper-Selectable Enable/Shutdown Configuration
Rev 0; 8/07
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com