 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADV7185 Folha de dados(PDF) 7 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADV7185 Folha de dados(HTML) 7 Page - Analog Devices |
|
|
7 / 40 page  REV. 0 ADV7185 –7– PIN FUNCTION DESCRIPTIONS Pin Mnemonic Input/Output Function 1 VS/VACTIVE O VS or Vertical Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is an output signal that indicates a vertical sync with respect to the YUV pixel data. The active period of this signal is six lines of video long. The polarity of the VS signal is controlled by the PVS bit. VACTIVE (OM_SEL[1:0] = 1, 0 or 0, 1) is an output signal that is active during the active/viewable period of a video field. The polarity of VACTIVE is controlled by the PVS bit. 2 HS/HACTIVE O HS or Horizontal Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is a pro- grammable horizontal sync output signal. The rising and falling edges can be controlled by HSB[9:0] and HSE[9:0] in steps of 2 LLC1. The polarity of the HS signal is controlled by the PHS bit. HACTIVE (OM_SEL[1:0] = 1, 0 or 0, 1) is an output signal that is active during the active/viewable period of a video line. The active portion of a video line is programmable on the ADV7185. The polarity of HACTIVE is controlled by PHS bit. 3, 14 DVSSIO G Digital I/O Ground 4, 15 DVDDIO P Digital I/O Supply Voltage (3.3 V) 5–8, 17–24, P19–P0 O Video Pixel Output Port. 8-bit multiplexed YCrCb pixel port (P19–P12); 32–35, 73–76 16-bit YCrCb pixel port (P19–P12 = Y and P9–P2 = Cb,Cr); 10-bit multi- plexed extended YCrCb pixel port (P19–P10); and 20-bit YCrCb pixel port (P19–P0). P0 represents the LSB. P1–P0 can also be configured as gPO [1] and gPO [0], and P11–P10 can be configured as gPO [3] and gPO [2] respectively. 9, 31, 71 DVSS1–DVSS3 G Ground for Digital Supply 10, 30, 72 DVDD1–DVDD3 P Digital Supply Voltage (3.3 V) 11 AFF O Almost Full Flag. A FIFO control signal indicating when the FIFO has reached the almost full margin set by the user (use FFM[4:0]). The polar- ity of this signal is controlled by the PFF bit. 12 HFF/QCLK/GL I/O Half Full Flag. A multifunction pin (OM_SEL[1:0] = 1, 0), it is a FIFO control signal that indicates when the FIFO is half full. The QCLK (OM_SEL[1:0] = 0, 1) pin function is a qualified pixel output clock when using FIFO SCAPI mode. The GL (OM_SEL[1:0] = 0, 0) function (Genlock output) is a signal that contains a serial stream of data that contains information for locking the subcarrier frequency. The polarity of HFF signal is controlled by the PFF bit. 13 AEF O Almost Empty Flag. A FIFO control signal, it indicates when the FIFO has reached the almost empty margin set by the user (use FFM[4:0]). The polarity of this signal is controlled by the PFF bit. 16 CLKIN I Asynchronous FIFO Clock. This asynchronous clock is used to output data onto the P19-P0 bus and other control signals. 25 LLCREF O Clock Reference Output. This is a clock qualifier distributed by the inter- nal CGC for a data rate of LLC2. The polarity of LLCREF is controlled by the PLLCREF bit. 26 LLC2 O Line-Locked Clock System Output Clock/2 (13.5 MHz) 27 LLC1/PCLK O Line-Locked Clock System Output Clock. A dual-function pin (27 MHz ±5%) or a FIFO output clock ranging from 20 MHz to 35 MHz. 28 XTAL1 O Second terminal for crystal oscillator; not connected if external clock source is used. 29 XTAL I Input terminal for 27 MHz crystal oscillator or connection for external oscillator with CMOS-compatible square wave clock signal 36 PWRDN I Power-Down Enable. A logical low will the place part in a power-down status. 37 ELPF P This pin is used for the External Loop Filter that is required for the LLC PLL. 38 AVDD G Analog Supply Voltage (+5 V) |
Nº de peça semelhante - ADV7185 |
|
Descrição semelhante - ADV7185 |
|
|
Ligação URL |
| Privacy Policy |
| ALLDATASHEETPT.COM |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
