Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

GS81302Q08E-250 Folha de dados(PDF) 9 Page - GSI Technology

Nome de Peças GS81302Q08E-250
Descrição Electrónicos  144Mb SigmaQuadTM-II Burst of 2 SRAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  GSI [GSI Technology]
Página de início  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302Q08E-250 Folha de dados(HTML) 9 Page - GSI Technology

Back Button GS81302Q08E-250 Datasheet HTML 5Page - GSI Technology GS81302Q08E-250 Datasheet HTML 6Page - GSI Technology GS81302Q08E-250 Datasheet HTML 7Page - GSI Technology GS81302Q08E-250 Datasheet HTML 8Page - GSI Technology GS81302Q08E-250 Datasheet HTML 9Page - GSI Technology GS81302Q08E-250 Datasheet HTML 10Page - GSI Technology GS81302Q08E-250 Datasheet HTML 11Page - GSI Technology GS81302Q08E-250 Datasheet HTML 12Page - GSI Technology GS81302Q08E-250 Datasheet HTML 13Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
GS81302Q08/09/18/36E-300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04c 1/2012
9/33
© 2011, GSI Technology
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NBx” may be substituted in all the discussion above.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 3
D0–D8
Byte 4
D9–D17
Written
Unchanged
Unchanged
Written
Beat 1
Beat 2
Output Register Control
SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output
Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the
output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K
and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs, allowing the RAM to
function as a conventional pipelined read SRAM.


Nº de peça semelhante - GS81302Q08E-250

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
GSI Technology
GS81302Q08E-250I GSI-GS81302Q08E-250I Datasheet
640Kb / 33P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
More results

Descrição semelhante - GS81302Q08E-250

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
GSI Technology
GS81302Q08E-250I GSI-GS81302Q08E-250I Datasheet
640Kb / 33P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302Q18AGD-333 GSI-GS81302Q18AGD-333 Datasheet
608Kb / 29P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302Q18AGD-375I GSI-GS81302Q18AGD-375I Datasheet
608Kb / 29P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302D18AGD-400I GSI-GS81302D18AGD-400I Datasheet
507Kb / 28P
   144Mb SigmaQuadTM-II Burst of 4 SRAM
GS81302D08GE-300 GSI-GS81302D08GE-300 Datasheet
581Kb / 34P
   144Mb SigmaQuadTM-II Burst of 4 SRAM
GS81302D18E-333I GSI-GS81302D18E-333I Datasheet
581Kb / 34P
   144Mb SigmaQuadTM-II Burst of 4 SRAM
GS81302D09E-350 GSI-GS81302D09E-350 Datasheet
581Kb / 34P
   144Mb SigmaQuadTM-II Burst of 4 SRAM
GS81302TT07 GSI-GS81302TT07 Datasheet
436Kb / 30P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T06 GSI-GS81302T06 Datasheet
390Kb / 29P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T07 GSI-GS81302T07 Datasheet
441Kb / 31P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com